


FIG. 1







FIG. 2



Logic emulation model

FIG. 3






FIG. 4





Page 6 of 14

6/14

FIG. 6





FIG. 7







FIG. 9



ITO NITT.0189


10/14

FIG. 10

```
define interface simple_memory;
define port;
  input.clock clk;
  input.control rst_n;
  input.control rw;
  input.control en_n;
  input.data [7:0] addr;
  output.control wait_n;
  inout.data [7:0] d;
endport
define alphabet;
  signal set={ clk, rst_n, en_n, rw, addr, wait_n, d };
          { posedge, 1, 1, *, *, 1, Z };
  NOP:
           { posedge, 0, *, *, *, *, Z };
 RREQ(Xa):{ posedge, 1, 0, 1, $i.Xa, 1, Z };
 RWAIT: { posedge, 1, 1, *, *, 0, Z };
 ROUT(Xd): { posedge, 1, 1, *, *, 1, $o.Xd };
endalphabet
define word;
  void nop : NOP NOP*;
  void reset : RST RST*;
  data(Xd) byte read(Xa): RREQ(Xa) RWAIT RWAIT ROUT(Xd);
endword
define sentence;
  reset [ reset | nop | byte_read(Xa) ]*;
endsentence
endinterface
```

Page 11 of 14

FIG. 12



```
RWAIT (nstate) if ((clk == 1) & (rst_n == 1) & (en_n == 1) & (wait_n == 1) & (mait_n == 1) & 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             1) && (wait_n ==
         1) && (wait n ==
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0) && (rw ==
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                <= 1'bl; state <= `reject state;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ROUT(nstate) if ((clk == 1)&&(rst_n == 1)&&(en_n ==
define NOP(nstate) if ((clk == 1) &&(rst_n == 1) &&(en_n == 1) 
                                                                                                                                                                                                                                                                                                                              if ((clk == 1) &&(rst_n == 0))\
                                                                                          begin \
   state <= nstate; \
end else</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 begin \
state <= nstate; \</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                   begin \
state <= nstate; \
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       begin \
   state <= nstate; \
end else</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      REJECT begin reject
                                                                                                                                                                                                                                                                                                                                   RST(nstate)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     define
```

initial state 3'h0 reject state 3'h7 define

reject s s1 3'hT s2 3'h2 s3 3'h3 define define

define define define

FIG. 14

```
module simple_memory( clk, rst_n, rw, en_n,
addr, wait_n, d, reject );
input clk, rst n, rw, en n, addr, wait_n, d;
wire clk;
wire rst n;
wire rw;
wire en n;
wire [7:0] addr;
wire wait n;
wire [7:0] d;
reg reject;
reg [2:0] state;
always @(posedge clk) begin
  case(state)
  `initial state: begin
    reject <= 1'b0;
    `RST(`s2)
    begin end
  end
  `s1: begin
    `RST(`s2)
    `REJECT
  end
  `s2: begin
    `RST(`s2)
    `NOP(`s2)
    `RREQ(`s3)
    `REJECT
  end
  `s3: begin
    `RWAIT(`s4)
    `REJECT
  end
  `s4: begin
    `RWAIT(`s5)
    `REJECT
  end
  `s5: begin
    `ROUT(`s2)
    `REJECT
  end
  default: begin
    state <= `initial state;</pre>
    reject <= 1'b0;
  end
end
endmodule
```